Abstract-We present an offline calibration procedure to correct the nonlinearity due element mismatch in the digital-to-analog converter (DAC) of a multibit ΣΔ-modulation A/D converter. The calibration uses a single measurement on a sinusoidal input signal, from which the DAC errors can be estimated. The main quality of the calibration method is that it can be implemented completely in the digital domain (or in software) and does not intervene in any way in the analog modulator circuit. This way, the technique is a powerful tool for verifying and debugging designs. Due to the simplicity of the method, it may be also a viable approach for factory calibration.
I. INTRODUCTION

I
T IS WELL known that the linearity of a multibit ΣΔ modulator is limited by the linearity of its feedback digitalto-analog converter (DAC). This way, some kind of linearization scheme is needed if linearity beyond the intrinsic device matching is required. For this purpose, dynamic element matching techniques, which achieve spectral shaping of the DAC errors, have been successfully exploited [1] - [9] . However, at low oversampling ratios, such dynamic element matching techniques become inefficient and calibration techniques come into the picture [10] - [14] .
In this brief, we present such a calibration technique. It is based on storing a digital estimation of the DAC errors in a lookup table (LUT), which is used during the normal conversion to correct the DAC errors. Obviously, the performance of such a LUT-based scheme depends on the accuracy of the digital estimation of the DAC errors. Therefore, the actual calibration, i.e., the process of obtaining the calibration data, is essential. Moreover, the technique should not increase the complexity of the rest of the analog-to-digital converter (ADC) circuitry. In this brief, we present such a calibration scheme that minimally intervenes with the A/D conversion. It uses a single calibration measurement on a spectrally pure sinusoidal input signal, which is performed in an offline calibration cycle. From this measurement, the calibration data are calculated, which are stored in the LUT. Manuscript Alternative calibration techniques [10] - [14] (be it online or offline) invariably add some circuitry in the modulator's feedback loop (typically additional gates for multiplexing logic). This puts stress on the timing budget. Compared with those techniques, the presented approach has the main distinct feature that the calibration is completely outside the ΣΔ control loop and does not require any modification of the actual core ADC circuit. As a result, it has the advantage that it does not add to the timing budget of the overall feedback path and hence is readily applicable to the highest speed converters. As will be shown, the algorithm is simple and may be implemented in production testing, without significantly adding to the testing time. This way, it is a potential candidate for factory-level calibration. However, probably the most important application is in debugging prototypes and monitoring device matching.
The rest of this brief is organized as follows. Section II reviews DAC nonlinearity in multibit ΣΔ modulators. Section III covers LUT-based digital calibration. In Section IV, we describe the algorithm to estimate the DAC errors from a sinusoidal measurement. Section V discusses application considerations. Section VI describes the application of the approach on an actual silicon ADC circuit, and finally, we present our conclusions in Section VII. Fig. 1 shows a ΣΔ modulator with input signal v in . It consists of a multibit quantizer embedded in a control loop with loop filter H. The digital output signal u of the quantizer is fed back by means of a DAC.
II. DAC NONLINEARITY IN ΣΔ MODULATORS
In most practical implementations, the feedback DAC will not be perfectly linear and will have an input-output behavior, as shown in Fig. 2 . To quantify this, we introduce the DAC-level selection signals x i , which are defined as 1 x i (n) = +1 if the ith code is selected 0 else. This way, there are N selection signals for an N -level DAC, and there is always exactly one selection signal high at each time step. Then, we can write the DAC output signal sequence v D as
where the D i values correspond to the actual DAC levels. The DAC nonlinearity manifests itself in the sense that the actual DAC levels D i deviate from their nominal values D i,nom by a mismatch error ε i (see Fig. 2 ). As a result, the DAC output signal v D will exhibit an error e DAC and can be written as
Here, we have defined the uncalibrated output signal u(n) as
With this definition of the output signal u(n), the DAC has unity gain (see Fig. 3 ). Now, we can solve this system by inspection
Here, the signal transfer function (STF), the noise transfer function (NTF), and the quantization noise Q are defined as usually. Since the signal transfer should have a gain close to unity in the signal band, we find that the nonlinearity error E DAC of the DAC is found directly in the output signal.
III. LUT-BASED CALIBRATION
The nonlinearity of the DAC can be counteracted by digital calibration. Here, a digital estimationε i of each of the N mismatch errorsε i is stored in the LUT. This LUT is quite small because the number of DAC levels N is relatively small in a ΣΔ modulator (typically on the order of 8-32). Then, during normal operation, the calibrated output signal u cal (n) is obtained by 
Here, the digital correction termê DAC can be interpreted as a digital approximation of the actual DAC error e DAC . An important advantage of this scheme is that the correction is completely outside the ΣΔ loop. There is one minor disadvantage, i.e., the digital representation of the overall calibrated output u cal now consists of significantly more bits. This way, the complexity of the decimation filter that follows is increased. However, in today's ultradeep submicrometer technologies, this is not a major concern. The effectiveness of the calibration will depend on how accurately the estimated DAC errorê DAC corresponds to the actual DAC error e DAC . To quantify this, we can obtain the equivalent system-level diagram in Fig. 5 . Here, we have introduced the calibration error e cal , which is equal to the difference between the actual DAC error e DAC and its digital estimationê DAC
This allows obtaining an exact (Z-domain) expression of the calibrated output signal
If the digital estimation matches the error well, the calibration error e cal will be negligible and the effect of the DAC errors will be nearly zero because it is filtered by the modulator's NTF. However, if the calibration error is not negligible, it will directly affect the accuracy of the calibration scheme.
IV. ESTIMATING THE MISMATCH ERRORS
The estimation of the mismatch errors occurs in an offline procedure prior to the normal operation. Here, a spectrally pure sinusoidal input signal s(t) is applied to the ΣΔ ADC. The frequency of the calibration sine wave should be low because the sine's harmonics have to be within the ADC's signal band. The amplitude should be high enough to use all DAC levels.
Let us now consider the digital (decimation) low-pass filter that is needed to remove the modulator's quantization noise. This filter has a transfer function L(z) and an impulse response l(n). When we apply this low-pass filter L(z) to the digital output signal u, we obtain the filtered output signal u LP (n)
where the operator stands for the convolution. The filtered output signal u LP then consists of the undistorted (low-pass filtered) calibration signal s(n); the filtered DAC error signal e DAC,LP (n), which is due to the DAC errors; and the noise signal e noise,LP (n). This noise signal corresponds to all the system noise that is not related to the DAC signals and contains not only shaped quantization noise [see the NT F · Q term in (3)] but also potential additive circuit noise
Applying the definition of the DAC error in (2)
Now, we introduce the filtered selection signals x i,LP (n) = l(n) x i and the residue signal r(n), which is equal to
To calculate this residue signal, we need to know the filtered calibration signal s LP (n), which corresponds to the analog calibration signal. In principle, this is not known, but we know that it is a sinusoidal signal. This way, this signal can be obtained by curve fitting a sine wave to the uncalibrated filtered output signal u LP . Very efficient algorithms for accurate sinewave fitting such as IEEE-STD-1057 are well known [15] , [16] and may already be deployed in the circuit evaluation setup. Residue signal r(n) is then evaluated as the curve fit error and hence can be considered to be known. Then, we can write
From this equation, we observe that we can obtain an estimation ε i of the DAC errors by performing a least mean square (LMS) minimization of r(n)
The calibration error variance cannot be negative. Moreover, it is observed that it becomes zero when the estimated DAC errorsε i are equal to the actual DAC errors ε i . This implies that the correct estimationε i of the DAC errors corresponds to the LMS optimization. In practice, the expectation value of (6) must be approximated as the mean value over a finite data set of L data points. This way, we obtain the estimated DAC errorŝ ε i by minimizing
This yields a system of N equations
All the coefficients in this system of equations can be easily evaluated, and solving this system is trivial. The corresponding setup for the calibration is shown in Fig. 6 .
V. APPLICATIONS
A. Prototype Debug and Evaluation
A first important application of the proposed technique is in the debugging and evaluation of prototype ΣΔ ADCs. Indeed, sine-wave tests are always an essential part of any prototype evaluation. Moreover, these tests are usually performed in a low-noise laboratory environment. This way, the proposed technique can be added to the arsenal of evaluation techniques. To illustrate how the technique behaves in such a situation, we have built a behavioral model of a third-order 5-bit ΣΔ ADC designed according to [17] with h ∞ = 2.8 for an OSR = 16. We modeled a unit element DAC where the 31 unit elements were assigned mismatch errors with a σ of 3% (intentionally relatively large for the purpose of illustration). Fig. 7 shows the simulated spectra of the test modulator for a sinusoidal input signal with an input amplitude of −1 dBfs. This amplitude is chosen as large as possible while still avoiding modulator overloading. For the simulation, 64-K data points were used, corresponding to L = 4-K baseband data points. The figure shows the ideal case (without mismatch) and the real case (with mismatch). It is clear that the mismatch ruins the performance completely. Fig. 8 shows the simulated spectra of the test modulator for the case with mismatch but with LUT-based calibration. Here, the same simulation result as in Fig. 7(b) was used but now corrected with the LUT-based calibration described above. Two cases were considered. The first is the case where the simulated signal sequence was used to obtain the estimated DAC errorsε i . This result is shown in Fig. 8(a) . Here, the signal-to-noise-anddistortion ratio (SNDR) is nearly identical to the case of the ideal modulator (88 versus 89 dB), but some harmonic spurs are visible, corresponding to a total harmonic distortion (THD) of 96 dB. However, this is not due to calibration errors. To illustrate this, Fig. 8(b) shows the result where the LUT uses the exact values ε i of the DAC mismatch. Here, the calibration error is strictly equal to 0, but this case also exhibits the spurs. Upon investigation, it turns out that these spurs originate from the shaped mismatch error, i.e., the term NT F ·Ê DAC in (5). This term is greatly suppressed and nearly has no effect on the SNDR, but it is visible in the spectral plot.
The calibration result is also illustrated in Fig. 9 , which shows the actual mismatch errors ε i and the estimated DAC errorsε i . Here, we can see that the estimation matches the actual value nearly perfectly. 
B. Factory-Level Calibration
The calibration flow may be also sufficiently efficient to be used for factory-level calibration. Indeed, most of the blocks that are needed are available anyway in some form in the factory testing of ADCs (e.g., the sine-wave stimulation test and curve fit setup). However, the situation of a factory-level calibration is different in the sense that speed is important. This way, it is desirable that the number of samples L needed to perform a calibration measurement is not too high. In addition to this, also the environment is more hostile than a typical laboratory environment and may exhibit higher interference and noise levels. To study this, we performed Monte Carlo simulations where we generated 100 sets of DAC mismatch (with σ of 3%). Then, we obtained the error estimationsε i from different calibration cycles where we intentionally added noise to the calibration sine wave, corresponding to a noisy environment during chip testing. In addition to the ideal case (with an SNR of 89 dB), the cases of a baseband SNR during calibration of [40, 50, 60, 70, 80] were considered. Then, these estimations were used to calibrate a normally operating ADC (which should be able to reach an SNDR = 88 dB). The corresponding SNDR was evaluated, and this experiment was repeated for increasing numbers of data points used in the calibration cycle. The results are summarized in Fig. 10 , which shows the SNDR of the calibrated ADC versus the number L of baseband data points used in the calibration. The error bars in the plot correspond to the 10% and 90% percentiles. The plot indicates that when the calibration is performed with a good SNR (of at least 80 dB), about 1 K of data points is sufficient to obtain nearly perfect calibration results. However, when the noise during the calibration cycle is higher, more data points are needed, e.g., 4 K for a calibration SNR of 70 dB and 64 K for a calibration SNR of 60 dB. With even lower SNRs, the technique still works, but here, the accuracy of the calibration improves only by roughly 3 dB for each doubling of L, which indicates a typical 1/ √ L averaging behavior. This way, it appears that when the calibration SNR is low, the amount of data points that is needed to obtain perfect calibration results rapidly increases and becomes unpractical.
VI. EXPERIMENTAL RESULTS
In the previous section, the approach was applied to simulated ΣΔ ADCs, where static DAC errors were the only errors occurring in the ADC. In addition to this, the technique was also applied for calibration of actual prototype integrated circuits [18] , [19] . Here, other parasitic effects (e.g., opamp slewing and dynamic DAC errors) can occur as well. To illustrate the performance of the technique in such a real-life situation, we consider the 960-MSample/s continuous-time ΣΔ ADC of [18] . Here, the quantizer resolution was 5 bits and the OSR was 12, which corresponds to a 40-MHz bandwidth. This circuit was designed such that the circuit noise level would allow 12-bit performance. The full circuit details are discussed in [18] . The measured spectra for a low-frequency input signal are shown in Fig. 11 , both for the cases without and with calibration. In the uncalibrated case, the SNDR is limited by distortion and is only 63 dB (about 10-bit performance). The same measurement was used to calculate the correction terms and then to calibrate the converter (according to the method described in Sections III and IV). The corresponding results are also shown in the figure, where the distortion is entirely eliminated and a peak SNDR of 71 dB is observed now.
3 The case of a higher input frequency of 7.5 MHz (which still has its first five harmonics in the signal band) is shown in Fig. 12 . Here, the calibration coefficients that were previously obtained from the low-frequency measurement were used to calibrate the DAC. The figure shows that the calibration nearly eliminates the distortion for this case as well, although, in this case, a second-harmonic distortion component of −81 dBc is visible. Since the DAC calibration is not able to eliminate this distortion, this indicates that there is another source of distortion in this circuit. However, in this case, this distortion component does not limit the SNDR. Experiments on other prototypes with very different modulator designs, e.g., [19] , confirm that the calibration technique behaves well in typical real-life situations and eliminates distortion due to static DAC errors.
VII. CONCLUSION
An offline calibration method to correct static DAC errors in ΣΔ-modulation ADCs has been presented. This technique uses a spectrally pure sinusoidal input signal and calculates the DAC errors from the resulting digital output signal. The straightforward implementation gives only little overhead to the digital postprocessing of the modulator output. This makes this method tailored for verifying and debugging designs and potentially for factory calibration also.
